-
Renesas Electronics
IT; 50–250 employees -
Lviv, вулиця Кам'янецька, 33.
3.4 km from center - Full-time, part-time. We are also ready to hire a student, a person with disabilities.
- HW or FPGA
- UART
- I2C
- SPI
- JTAG
- design of digital circuits
- PCB design
- FPGA
- Microcontrollers
- Arduino.
- SystemC/Verilog
- TCL
- Python
- Bash
- Perl
- C/C++
- Verilog/VHDL
Job description
Renesas is a global semiconductor company providing hardware and software solutions for a range of cutting-edge technologies including self-driving cars, robots, automated factory equipment, and smart home applications. We are a key supplier to the world’s leading manufacturers of the electronics you rely on every day; you may not see our products, but they are all around you.
For more information, visit https://www.renesas.com
We are looking for a highly motivated Intern/ Working Student who will join our team as an Intern Digital Engineer in Lviv office.
The Role:
- Design of basic digital circuits meeting performance and area.
- Simulation, verification, and lab evaluation of digital circuits.
- Demonstrates an ability to learn new tool features and procedures.
- Attend training courses.
- Build up your knowledge and improve your skills using your own research.
What we are looking for:
- University students at Electrical Engineering, Computer Engineering, Computer Science or related disciplines.
- Preferably university experience in design of digital circuits.
- Knowledge of electrical properties, digital circuits, behavioral modeling and simulation and Unix.
- Understanding of HW or FPGA design workflow.
- Ability to prioritize work, set goals and meet deadlines.
- Self-motivated and take full responsibility for solutions.
- Good written, communication and teamwork skills.
- Pre-Intermediate English level.
Will be a plus:
- Knowledge of transistor-level integrated circuits and semiconductor physics.
- Experience with protocols (UART, I2C, SPI, JTAG, etc.).
- Knowledge of PCB design, FPGA, Microcontrollers, Arduino.
- Programming/scripting (Verilog/VHDL, SystemC/Verilog, TCL, Python, Bash, Perl, C/C++).
- Familiarity with RTL logic design, design constraints, synthesis, P&R, static timing analysis and formal verification.
- Understanding of advanced verification methodologies (e.g. UVM, ABV).
We offer
- Fixed-Term Contract — duration approx. 6 months.
- Friendly and highly professional team.
- 14 calendar days paid vacation.
- Flexible working hours.
- Professional & personal growth.
Similar jobs
-
Інженер з автоматизації АСУ ТП
Світовир, ТОВ, Lviv -
Інженер АСУТП
Ярич, кондитерська фабрика, Lviv -
SAP, BW-розробник (Trainee)
OKKO, Lviv -
Інженер з автоматизації
Галичфарм, АТ, Lviv -
Trainee Sales Development Representative
Leobit, Lviv